Synchronous hardware design receives its name from the fact that typically there is a global clock that synchronizes all sequential elements of the circuit.
Having a global synchronous clock is a very common circuit design technique that symplifies the work of timing analysis and reduces complex timing errors.
However, modern circuits can have different parts with different clocking requirements, or, in many designs, it is very common that some part stalls (i.e. stops its activity) while waiting for an event.
There are some options to stop the activity of a sequential circuit. One of the easiest is to stop its clock signal. This is called clock gating.
However, clock gating increases the complexity of timing analysis and it is generally not recommended in synchronous design.
An alternative is clock enabling.
We basically need an clk_enable signal in sequential blocks.
py4hw recommends you to use the port name clk_enable for clock enable ports in sequential circuits. This could be used by some future tools of the framework.